

# Hamid Mahmoodi

## Professor

School of Engineering  
San Francisco State University  
1600 Holloway Avenue  
San Francisco, CA 94132

Phone: 415-338-6579  
Fax: 415-338-0525  
Email: mahmoodi@sfsu.edu  
Web: <http://online.sfsu.edu/~mahmoodi>

## EDUCATION

### **Purdue University, West Lafayette, IN**

PhD in Electrical and Computer Engineering, Aug. 2005  
Thesis: Low-Power, High-Performance, and Robust Circuit Design in Nanoscale CMOS  
Advisor: Professor Kaushik Roy

### **University of Tehran, Tehran, Iran**

M.S. in Electrical and Computer Engineering, Aug. 2000  
Thesis: Low-Power Design of Digital Systems Based on Adiabatic Switching Principles  
Advisor: Professor Ali Afzali-Kusha

### **Iran University of Science and Technology, Tehran, Iran**

B.S. in Electrical Engineering, Aug. 1998

## PROFESSIONAL EXPERIENCES

### **School of Engineering, San Francisco State University, San Francisco, CA**

- Professor of Electrical and Computer Engineering, Aug. 2016-present
- Associate Professor of Electrical and Computer Engineering, Aug. 2011-Aug. 2016
- Assistant Professor of Electrical and Computer Engineering, Aug. 2005-Aug. 2011

### **NanoElectronics Research Laboratory, Purdue University, West Lafayette, IN**

- Graduate Research Assistant, Feb. 2001-August 2005
- Supervisor: Professor Kaushik Roy
- Active PhD research on low-power and high-performance circuit design for nanoscale technologies (the research was mostly funded by SRC and DARPA), fabricated 5 chips, filed 5 patents, and published numerous conference and journal papers

### **IC Design Center, University of Tehran, Iran**

- Graduate Research Assistant, Oct. 1999-Dec. 2000
- Supervisor: Professor Ali Afzali-Kusha
- Active M.S. Research on Low-Power Digital Design Based on Adiabatic Switching Principles, fabricated one chip and numerous published conference and journal papers

### **Electronic Research Center, Iran University of Science and Technology, Tehran, Iran**

- Design engineer in Automation and Control Laboratory to design control systems using microcontrollers and Programmable Logic Controllers (PLCs), May 1998-Oct. 1999
- Translated (from English to Persian) and published a textbook on PLCs, entitled "Programmable Logic Controllers: Principles and Applications"
- Designed a microcontroller based digital control laboratory
- Designed a serial EPROM programmer and emulator

- Designed an educational system for the Z80 microprocessor

#### **Advanced Electronic Research Center, Iran Electronic Industries Co., Tehran, Iran**

- Research Engineer, Oct. 1998-Oct. 1999
- Research on Satellite Command and Data Handling Systems

### **AWARDS AND HONORS**

- Co-recipient of Best Paper Award in the Two-Year College Division at the American Society for Engineering Education Annual Conference and Exposition, June 2017
- Co-recipient of Best Paper Award in the Minorities in Engineering Division at the American Society for Engineering Education Annual Conference and Exposition, June 2015
- Co-recipient of Best Diversity Paper Award at the American Society for Engineering Education Zone IV Conference, Apr. 2015
- Inventor Recognition Award by Semiconductor Research Corporation (SRC) for the U.S. patent application entitled “Apparatus and Methods for Determining Memory Device Faults”, June 2009
- Inventor Recognition Award by Semiconductor Research Corporation (SRC) for the U.S. patent application entitled “Self-Repairing Technique in Nano-Scale SRAM to Reduce Parametric Failures”, Mar. 2009
- 2006 IEEE Circuits and Systems Society VLSI Transactions Best Paper Award
- SRC Technical Excellence Award, an award given by the Semiconductor Research Corporation (SRC) to our research team at Purdue University lead by Prof. Kaushik Roy for excellent research contributions, Oct. 2005
- Inclusion of biography in the 60<sup>th</sup> diamond edition of “Who’s Who in America”, Oct. 2005
- Certificate of successful completion of essential teaching seminar for engineering faculty, Sep. 2005
- Competent Toastmaster Award by Toastmasters International for completion of the toastmasters international communication and leadership program, Feb. 2005
- Best paper award in IEEE International Conference on Computer Design, Oct. 2004
- National Award from Iran Ministry of Culture for the best translated book of the year in the field of computer engineering "Programmable Logic Controllers (PLC)", 2001
- Ranked 5<sup>th</sup> in the national graduate schools entrance examination in Electrical Engineering, Iran, July 1998
- Distinguished student in the field of Electronics Engineering in the academic year 1997-98, Iran University of Science and Technology, Feb. 1998
- 3<sup>rd</sup> place prize in the contest for “Scientific and Practical Student Projects”, Iran University of Science and Technology, June 1997
- Distinguished student in the field of Electronics Engineering in the academic year 1996-97, Iran University of Science and Technology, Feb. 1997

### **PUBLICATIONS**

#### **Books and Book Chapters:**

1. H. Mahmoodi, “Low-Power and Variation-Tolerant Memory Design”, In: S. Bhunia and S. Mukhopadhyay, Low-Power Variation-Tolerant Design in Nanometer Silicon (ISBN: 978-1-4419-7418-1), Chapter 5, pp. 151-183, *Springer*, 2011
2. A. Jalali and H. Mahmoodi, "Programmable Logic Controllers: Principles and Applications", Tehran: Iran University of Science and Technology Press, 1999

(Translation: Awarded the best translated book of the year by Iran Ministry of Culture in 2001)

### Published Journal Papers (Refereed):

1. S. Tabrizchi, A. Panahi, F. Sharifi, H. Mahmoodi, A.H. Badawy, "Energy-Efficient Ternary Multipliers Using CNT Transistors," MDPI journal of Electronics, DOI: 10.3390/electronics9040643, Mar. 2020
2. M.R. Taheri, F. Sharifi, M.A. Shafiabadi, H. Mahmoodi, and K. Navi, "Spin-Based Imprecise 4-2 Compressor for Energy-Efficient Multipliers," SPIN, World Scientific, Vol. 9, No. 3, DOI: 10.1142/S2010324719500115
3. R. Kuttappa, A. Balaji, V. Pano, B. Taskin, and H. Mahmoodi, "RotaSYN: Rotary Traveling Wave Oscillator SYNthesizer," accepted for *IEEE Transactions on Circuits and Systems I*
4. T. Winograd, G. Shenoy, H. Salmani, H. Mahmoodi, S. Rafatirad, and H. Homayoun, "Programmable Gates Using Hybrid CMOS-STT Design to Prevent IC Reverse Engineering," *ACM Transactions on Design Automation of Electronic Systems*, vol. 23, no. 6, Dec 2018
5. K. Mehrabi, B. Ebrahimi, R. Yarmand, A. Afzali-Kusha, and H. Mahmoodi, "Read Static Noise Margin Aging Model Considering SBD and BTI Effects for FinFET SRAMs," *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2016.07.003, July 2016
6. R. Kuttappa, H. Homayoun, H. Salmani, and H. Mahmoodi, "Reliability Analysis of Spin Transfer Torque based Look up Tables under Process Variations and NBTI Aging" *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2016.03.003, May 2016
7. B. Ebrahimi, A. Afzali-Kusha, H. Mahmoodi, "Robust FinFET SRAM Design based on Dynamic Back-Gate Voltage Adjustment," *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2014.04.015, vol. 54, no. 11, Nov. 2014
8. F. Moradi, G. Panagopoulos, G. Karakonstantis, H. Farkhani, D. T. Wisland, J. K. Madsen, H. Mahmoodi, and K. Roy, "Multi-level Wordline Driver for Robust SRAM Design in Nano-scale CMOS Technology," *Elsevier Microelectronics Journal*, DOI:10.1016/j.mejo.2013.09.009, vol. 45, no. 1, pp. 23-34, Jan. 2014
9. H. Mahmoodi, S. Lakshmpuram, M. Arora, Y. Asgarieh, H. Homayoun, B. Lin, and D. Tullsen, "Resistive Computation: a Critique," *IEEE Computer Architecture Letters*, DOI: 10.1109/L-CA.2013.23, vol. 13, no. 2, pp. 89-92, Feb. 2014
10. F. Moradi, T. V. Cao, E. I. Vatajelu, A. Peiravi, H. Mahmoodi, and D. T. Wisland, "Domino Logic Designs for High-Performance and Leakage-Tolerant Applications," *Elsevier Integration, the VLSI Journal*, DOI:10.1016/j.vlsi.2012.04.005, vol. 46, no. 3, pp. 247-254, June 2013
11. B. Afzal, B. Ebrahimi, A. Afzali-Kusha, and H. Mahmoodi, "An Analytical Model for Read Static Noise Margin including Soft Oxide Breakdown, Negative and Positive Bias Temperature Instabilities," *Elsevier Microelectronics Reliability Journal*, DOI:10.1016/j.microrel.2013.01.009, vol. 53, no. 5, pp. 670-675, May 2013
12. B. Afzal, B. Ebrahimi, A. Afzali-Kusha, and H. Mahmoodi, "Modeling Read SNM Considering Both Soft Oxide Breakdown and Negative Bias Temperature Instability," *Elsevier Microelectronics Reliability Journal*, DOI:10.1016/j.microrel.2012.07.026, vol. 52, no. 12, pp. 2948-2954, Dec. 2012
13. M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, "Impacts of NBTI/PBTI on Performance of Domino Logic Circuits with High-k Metal-Gate

- Devices in Nanoscale CMOS,” *Elsevier Microelectronics Reliability Journal*, DOI: 10.1016/j.microrel.2012.03.012, vol. 52, no. 8, pp. 1655-1659, Aug. 2012
14. M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, “Impact of NBTI on Performance of Domino Logic Circuits in Nano-Scale CMOS,” *Elsevier Microelectronics Journal*, DOI: 10.1016/j.mejo.2011.09.009, vol. 42, no. 12, pp. 1327-1334, Dec. 2011
  15. F. Moradi, S. K. Gupta, G. Panagopoulos, D. T. Wisland, H. Mahmoodi, and K. Roy “Asymmetrically-Doped FinFETs for Low-Power Robust SRAMs,” *IEEE Transactions on Electron Devices*, DOI: 10.1109/TED.2011.2169678, vol. 58, no. 12, pp. 4241 – 4249, Dec. 2011
  16. M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, “An Optimization Method for NBTI-Aware Design of Domino Logic Circuits in Nano-Scale CMOS,” *IEICE Electronics Express*, vol. 8, no. 17, pp. 1406-1411, Aug. 2011
  17. M. Cho, J. Schlessman, H. Mahmoodi, M. Wolf, and S. Mukhopadhyay, “PostSilicon Adaptation for Low-Power SRAM under Process Variation,” *IEEE Design and Test of Computers*, DOI: 10.1109/MDT.2010.137, vol. 27, no. 6, pp. 26-35, Nov. 2010
  18. S. Paul, H. Mahmoodi, and S. Bhunia, “Low-Overhead  $F_{max}$  Calibration at Multiple Operating Points Using Delay-Sensitive-Based Path Selection,” *ACM Transactions on Design Automation of Electronic Systems*, DOI: 10.1145/1698759.1698769, vol. 15, no. 2, pp. , Feb. 2010
  19. H. Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, “Ultra Low Power Clocking Scheme Using Energy Recovery and Clock Gating,” *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2008.2008453, vol. 17, no. 1, pp. 33-44, Jan 2009
  20. Y. Wang, H. Mahmoodi, L-Y. Chiou, H. Choo, J. Park, W. Jeong, and K. Roy, “Energy-efficient Hardware Architecture and VLSI Implementation of a Polyphase Channelizer with Applications to Subband Adaptive Filtering,” *Journal of Signal Processing Systems*, DOI: 10.1007/s11265-008-0323-2, Dec 2008
  21. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "Arbitrary Two-Pattern Delay Testing Using A Low-Overhead Supply Gating," *Journal of Electronic Testing: Theory and Applications*, DOI: 10.1007/s10836-008-5072-4, June 2008
  22. K. Kim, H. Mahmoodi, and K. Roy, “A Low-Power SRAM Using Bit-Line Charge-Recycling,” *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2007.914294, vol. 43, no. 2, pp. 446-458, Feb. 2008
  23. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Reduction of Parametric Failures in Sub-100-nm SRAM Array using Body Bias," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, DOI: 10.1109/TCAD.2007.906995, vol. 27, no. 1, pp. 174-183, Jan. 2008
  24. A. Datta, A. Goel, T. Cakici, H. Mahmoodi, D. Lekshmanan, and K. Roy, “Modeling and Circuit Synthesis for Independently Controlled Double Gate FinFET Devices”, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, DOI: 10.1109/TCAD.2007.896320, vol. 26, no. 11, pp. 1957-1966, Nov. 2007
  25. S. Mukhopadhyay, K. Kim, H. Mahmoodi, and K. Roy, “Design of a Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in Nanoscaled CMOS,” *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2007.897161, vol. 42, no. 6, pp. 1370-1382, June 2007
  26. N. Banerjee, A. Raychowdhury, K. Roy, S. Bhunia, and H. Mahmoodi, "A Novel Low-Overhead Operand Isolation Technique for Low-Power Datapath Synthesis," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2006.884054, vol. 14, no. 9, pp. 1034-1039, Sep. 2006

27. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "A Novel High Performance and Robust Sense Amplifier Using Independent Gate Control in Sub-50nm Double-Gate MOSFET," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2005.863743, vol. 14, no. 2, pp. 183-192, Feb. 2006
28. Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, "Efficient Testing of SRAM with Optimized March Sequences and a Novel DFT Technique for Emerging Failures due to Process Variations," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2005.859565, vol. 13, no. 11, pp. 1286-1295, Nov. 2005
29. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nanoscale CMOS Circuits," *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2005.852164, vol. 40, no. 9, pp. 1787-1796, Sep. 2005
30. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in Nano-Scaled CMOS," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, DOI: 10.1109/TCAD.2005.852295, vol. 24, no. 12, pp. 1859-1880, Dec. 2005
31. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-Power Scan Design Using First Level Supply Gating," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2004.842885, vol. 13, no. 3, pp. 384-395, Mar. 2005
32. A. Agrawal, B. Paul, H. Mahmoodi, A. Datta, and K. Roy, "A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies," *IEEE Transactions on Very Large Scale Integration Systems*, DOI: 10.1109/TVLSI.2004.840407, vol. 13, no. 1, pp. 27-38, Jan. 2005 (**Best paper award**)
33. H. Mahmoodi and K. Roy, "Diode-Footed Domino: A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style," *IEEE Transactions on Circuits and Systems I*, DOI: 10.1109/TCSI.2004.823665, vol. 51, no. 3, pp. 495-503, Mar. 2004
34. J. Park, W. Jeong, H. Mahmoodi, Y. Wang, H. Choo, and K. Roy "Computation Sharing Programmable FIR Filter for Low Power and High Performance Applications," *IEEE Journal of Solid-State Circuits*, DOI: 10.1109/JSSC.2003.821785, vol. 39, no. 2, pp. 348-357, Feb. 2004
35. K. Roy, S. Mukhopadhyay, and H. Mahmoodi, "Leakage Current Mechanisms and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," *Proceedings of the IEEE*, DOI: 10.1109/JPROC.2002.808156, vol. 91, no. 2, pp. 305-327, Feb. 2003
36. K. Roy, S. Mukhopadhyay, and H. Mahmoodi, "Leakage Current in Deep-Submicron CMOS Circuits," *Journal of Circuits, Systems, and Computers*, DOI: 10.1142/S021812660200063X, vol. 11, no. 6, pp. 575-600, Dec. 2002
37. H. Mahmoodi, A. Afzali-Kusha, and M. Nourani "An Adiabatic Carry-Look Ahead Adder with Efficient Supply Clock Generator," *IEE Proceedings on Circuits, Devices and Systems*, DOI: 10.1049/ip-cds:20010439, vol. 148, no. 5, pp. 229-234, Oct 2001

### **Published Conference Papers (Refereed):**

38. G. Kolhe, H.M. Kamali, M. Naicker, T. D. Sheaves, H. Mahmoodi, S. Manoj, H. Homayoun, S. Rafatirad, A. Sasan, "Security and Complexity Analysis of LUT-Based Obfuscation: From Blueprint to Reality," IEEE International Conference on Computer Aided Design, 2019.
39. N. Karimian, F. Tehranipoor, M. M. Kermani, and H. Mahmoodi, "Deep RNN-Oriented Paradigm Shift through BOCANet: Broken Obfuscated Circuit Attack," accepted for *Great Lake Symposium on VLSI*, May 2019

40. M. Gee, A. Akash Lal, A. Hercules, T. Sheaves, A. G. Enriquez, C. Chen, H. Jiang, Z. Jiang, W. Pong, H. Shanasser, K.-S. Teh, X. Zhang, and H. Mahmoodi, "Research Experience for Community College Students: Design and Optimization of Non-Volatile Latch using Anti-Fuse Memory Technology" Proceedings of 2019 ASEE Pacific Southwest Section Conference, April 4-6, 2019
41. V. Delaplaine, R. Colin, P. Leung, D. Ceron, A. David, A. G. Enriquez, W. Pong, Z. Jiang, C. Chen, K.-S. Teh, H. Mahmoodi, H. Jiang, and X. Zhang, "Introducing Emerging Computer Engineering Research to Community College Students through a Summer Internship Project on Development of a Mobile Gesture Recognition System", Proceedings of 2019 ASEE Pacific Southwest Section Conference, April 4-6, 2019.
42. A. Bituin, K. Kyain, Y. Ordonez, A. Maxwell, W. L. Tang, A. Enriquez, N. Langhoff, W. Pong, C. Chen, K. S. Teh, X. Zhang, H. Mahmoodi, H. Jiang, Z. Jiang, "Engaging Community College Students in Cutting-Edge Research in Topology Optimization", Proceedings of 2019 ASEE Pacific Southwest Section Conference, April 4-6, 2019.
43. A. Carlson, K. Reyna, J. Rico Ruiz, M. Vieyra, A. G. Enriquez, N. Langhoff, Y. Xu, C. Chen, W. Pong, H. Shahnasser, Z. Jiang, H. Mahmoodi, H. Jiang, K.-S. Teh, and X. Zhang, "Integrating Collapse Simulation of Building Structures into Internship Experiences for Community College Students," Proceedings of 2019 ASEE Pacific Southwest Section Conference, April 4-6, 2019.
44. A. Attaran, T. D. Sheaves, P. Mugula, and H. Mahmoodi, "Static Design of Spin Transfer Torque Magnetic Look Up Tables for ASIC Designs," *Great Lake Symposium on VLSI*, pp. 507-510, May 2018
45. V. Miftakhov, C. D. Prato, S. Tornoe, K. Lim, A. Attaran, A. Enriquez, C. Chen, H. Jiang, Z. Jiang, W. Pong, H. Shahnasser, K. S. Teh, X. Zhang, and H. Mahmoodi, "Research Experience for Community College Students: Design and Optimization of Nan-Volatile Latch using Resistive Memory Technology," *American Society for Engineering Education Zone IV Conference*, Mar. 2018
46. R. Carroll, B. Carrozza, J. Lopez, Y. Ordonez, E. Sanchez, D. Kim, A. Lee, M. Lino, A. Enriquez, W. Pong, X. Zhang, H. Mahmoodi, Z. Jiang, C. Chen, H. Jiang, and K. S. Teh, "Learning Assistive Device Design Through the Creation of 3D Printed Children's Prosthetics with Augmented Grip Diversity," *American Society for Engineering Education Zone IV Conference*, Mar. 2018
47. C. Amaro, P. Silva, A. Davies, J. Marin, J. Caballero, A.G. Enriquez, J. Liang, C. Chen, W. Pong, H. Shahnasser, Z. Jiang, H. Mahmoodi, H. Jiang, K.S. Teh and X. Zhang, "Integrating Structural Engineering Research into Internship Experiences for Community College Students," *American Society for Engineering Education Zone IV Conference*, Mar. 2018
48. K. Chang-Kam, K. Abad, R. Colin, C. Tolentino, C. Malloy, A. David, A. G. Enriquez, W. Pong, Z. Jiang, C. Chen, K.S. Teh, H. Mahmoodi, H. Jiang, and X. Zhang, "Engaging Community College Students in Emerging Human-Machine Interfaces Research through Design and Implementation of a Mobile Application for Gesture Recognition", *American Society for Engineering Education Zone IV Conference*, Mar. 2018 (**Best diversity paper award**)
49. J. Mercurio, K. Yamada, A. Choi, A. Iqbal, J. I. Guzman, A. G. Enriquez, X. Zhang, W. Pong, Z. Jiang, C. Chen, K.S. Teh, H. Mahmoodi and H. Jiang, "Inspiring Community College Students in Electrical and Computer Engineering Research through Live Digit Recognition using NVidia's Jetson TX1", *American Society for Engineering Education Zone IV Conference*, Mar. 2018
50. R. Yedinak, O. Granados, V. Tran, M. Vieyra, A. Maxwell, A. Enriquez, W. Pong, C.

- Chen, K. Siong Teh, X. Zhang, H. Mahmoodi, H. Jiang, Z. Jiang, "Engaging Community College Students in Civil Engineering Research of Structural Health Monitoring using Acoustic Sensors", *American Society for Engineering Education Zone IV Conference*, Mar. 2018
51. A.G. Enriquez, N. P. Langhoff, W.S. Pong, H. Mahmoodi, X. Zhang, C. Chen, K. S. Teh, Z. Jiang, "Developing a Summer Research Internship Program for Underrepresented Community College Engineering Students," *American Society for Engineering Education Annual Conference and Exposition*, June 2017 (**Best Paper Award in the Two-Year College Division**)
  52. B. Leung, Y. T. Huang, F. Lorenzo, S. Rodriguez, J. Young, A. Attaran, A. Enriquez, C. Chen, Z. Jiang, W. Pong, H. Shahnesser, K. S. Teh, X. Zhang, and H. Mahmoodi, "Engaging Undergraduate Students in Research: Efficient Logic Design in Nano-Scale using Spin Transfer Torque Memory Technology," *American Society for Engineering Education Zone IV Conference*, Apr. 2017
  53. J. Yan, J. Dalton, K. Chang-Kam, B. Doronila, V. Melara, C. Thomas, I. Donovan, K. Bholla, A. G. Enriquez, W. Pong, Z. Jiang, C. Chen, K.S. Teh, H. Mahmoodi, H. Jiang, K. Okada, and X. Zhang, "Engaging Community College Students in Computer Engineering through Design and Implementation of a Versatile Gesture Control Interface," *American Society for Engineering Education Zone IV Conference*, Apr. 2017
  54. A. Furlanic, P. Thomas, P. Armas, R. Medina, J. Lok, A. Enriquez, W. Pong, C. Chen, K.S. Teh, Z. Zhang, H. Mahmoodi, and Z. Jiang, "Engaging Community College Students in Earthquake Engineering Research with Smart Wearable Devices," *American Society for Engineering Education Zone IV Conference*, Apr. 2017
  55. T. Mitchell, S. Sharp, M. Carlson, J. Piccolotti, G. Ramirez, J. Caballero, A. Enriquez, W. Pong, C. Chen, Z. Jiang, H. Mahmoodi, X. Zhang, and K. Teh, "3D Printing of Short-Fiber Composites as an Effective Tool for Undergraduate Education in Composite Materials," *American Society for Engineering Education Zone IV Conference*, Apr. 2017
  56. R. Shafiq, H. Homayoun, H. Mahmoodi, and H. Salmani, "The ATPG Attack for Reverse Engineering of Combinational Hybrid Custom-Programmable Circuits," *Government Microcircuit Applications and Critical Technology Conference*, Mar. 2017
  57. A. Attaran, H. Salmani, H. Homayoun, and H. Mahmoodi, "Dynamic Single and Dual Rail Spin Transfer Torque Look Up Table with Enhanced Robustness under CMOS and MTJ Process Variations," *IEEE International Conference on Computer Design*, Oct. 2016
  58. S. S. Nabavi Larimi, M. Kamal, A. Afzali-Kusha and H. Mahmoodi, "Power and Energy Reduction of Racetrack-based Caches by Exploiting Shared Shift Operations," *IEEE/IFIP International Conference on Very Large Scale Integration*, Sep. 2016
  59. D. Almasi, H. Homayoun, H. Salmani, and H. Mahmoodi, "Comparative Analysis of Hybrid Magnetic Tunnel Junction and CMOS Logic Circuits" *IEEE International System-on-Chip Conference*, Sep. 2016
  60. T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "STT-CMOS Hybrid Designs for Reverse-engineering Prevention," *IEEE Design Automation Conference*, June 2016
  61. R. Kuttappa, H. Homayoun, H. Salmani, and H. Mahmoodi, "Comparative Analysis of Robustness of Spin Transfer Torque based Look up Tables under Process Variations" *IEEE International Symposium on Circuits and Systems*, May 2016
  62. J. Rodriguez Gudiel, T. Tariq, M. Gamarra, D. Alvarez, D. Almasi, A. G. Enriquez,

- C. Chen, Z. Jiang, W. Pong, H. Shanasser, K.-S. Teh, X. Zhang, and H. Mahmoodi, "Engaging Undergraduate Students in Nano-Scale Spin-Electronics Research through Summer Internship," *American Society for Engineering Education Zone IV Conference*, Apr. 2016
63. T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "Preventing Design Reverse Engineering with Reconfigurable Spin Transfer Torque LUT Gates," *IEEE International Symposium on Quality Electronics Design*, Mar. 2016
64. T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, "STT-CMOS Hybrid Designs for Reverse-engineering Prevention," *Government Microcircuit Applications and Critical Technology Conference*, Mar. 2016
65. H. Salmani, H. Mahmoodi, and H. Homayoun "Logical Vanishability for Counterfeit Prevention," *SMTA/CALCE Counterfeit Electronic Parts and Electronic Supply Chain Symposium*, June 2015
66. A.G. Enriquez, W.S. Pong, H. Shahnasser, H. Mahmoodi, C. Chen, X. Zhang, K. S. Teh, N. P. Rentsch, "Assessing the Impact of Research Experiences on the Success of Underrepresented Community College Engineering Students," *American Society for Engineering Education Annual Conference and Exposition*, June 2015 (**Best Paper Award in the Minorities in Engineering Division**)
67. R. Melgar, A. Nash, M. Sun, C. T. Yoc, M. Amir, C. Chen, A. G. Enriquez, H. Jiang, H. Mahmoodi, W. Pong, H. Shanasser, K.S. Teh, and X. Zhang, "Teaching Brain-Inspired Visual Signal Processing via Undergraduate Research Experience," *American Society for Engineering Education Zone IV Conference*, pp. 117-131, Apr. 2015
68. T. Martinez, A. Flores-Renteria, J. Flores, J. Chun, C. Chen, H. Ryan, W. Pong, N. Ozer, H. Shahnasser, H. Mahmoodi, A. G. Enriquez, A. Cheng, K. Teh, and X. Zhang, "Engaging Community College Students in Earthquake Engineering Research on Real-Time Hybrid Simulation," *American Society for Engineering Education Zone IV Conference*, pp. 38-46, Apr. 2015
69. M. Kinsler, C. McGill, G. Rodriguez, W. Berrios, J. Chow, A. Enriquez, P. Grams, X. Zhang, H. Mahmoodi, W. Pong, and K.S. Teh "3D Printing as an Enabling Platform for Cross-Disciplinary Undergraduate Engineering Education and Research," *American Society for Engineering Education Zone IV Conference*, pp. 417-429, Apr. 2015
70. N. Ettedgui, J. Cooney, B. LaBaer, E. Frimpong, G. Szeto, A. G. Enriquez, K.S. Teh, C. Chen, H. Mahmoodi, W. Pong, H. Shanasser, and X. Zhang, "Engaging Community College Students in Engineering Research through Design and Implementation of a Cyber-Physical System for Myoelectric-Controlled Robot Car," *American Society for Engineering Education Zone IV Conference*, pp. 394-404, Apr. 2015
71. A. Enriquez, N. Langhoff, W. Pong, N. Ozer, H. Shanasser, C. Chen, H. Mahmoodi, E. Cheng, K.S. Teh, and X. Zhang, "Expanding the Community College Engineering Educational Pipeline through Collaborative Partnerships," *American Society for Engineering Education Zone IV Conference*, pp. 381-393, Apr. 2015 (**Best diversity paper award**)
72. A.G. Enriquez, W.S. Pong, N. Ozer, H. Mahmoodi, H. Jiang, C. Chen, H. Shahnasser, N.P. Rentsch, "Developing a Summer Engineering Program for Improving the Preparation and Self-Efficacy of Underrepresented Students," *American Society for Engineering Education Annual Conference and Exposition*, June 2014
73. A. R. Asmhamagari, H. Mahmoodi, T. Mohsenin, H. Homayoun, "Reconfigurable STT-NV LUT-based Functional Units to Improve Performance in General-Purpose

- Processors,” *Great Lake Symposium on VLSI*, pp. 1-6, May 2014
74. M. Buell, N. Dababo, R. Figueroa, P. Moala, A. Enriquez, K. Bai, H. Mahmoodi, C. Chen, K.S. Teh, H. Shahnasser, W. Pong, and H. Jiang, “Learning by Doing, a Method to Engage Underrepresented Minority Students Learning Electrical Circuits,” *American Society for Engineering Education Zone IV Conference*, Apr. 2014
75. A. Robles, D. Alvarez, J. Flores, C. Htun, C. Chen, J. Enright, A. G. Enriquez, W. Pong, H. Shanasser, H. Jiang, and H. Mahmoodi, “Preparing Community College Students for Civil Engineering Profession through Design and Evaluation of a 3-Story Steel Plate Shear Wall,” *American Society for Engineering Education Zone IV Conference*, Apr. 2014
76. H. Mahmoodi, H. Prado-Guerrero, N. Etedgui, A. Koushkebaghi, R. Melgar, M. Amir, C. Chen, A. Enriquez, H. Jiang, W. Pong, and H. Shahnasser “Modeling and Implementation of Brain-Inspired Neural Network for Edge Detection and Object Recognition,” *American Society for Engineering Education Zone IV Conference*, Apr. 2014
77. A. R. Ashammagari, H. Mahmoodi, H. Homayoun, “Exploiting STT-NV Technology for Reconfigurable, High Performance, Low Power, and Low Temperature Functional Unit Design,” *Design, Automation & Test in Europe Conference and Exhibition (DATE)*, pp. 1-6, Mar. 2014
78. W. Pong, A. G. Enriquez, C. C. Cheng, H. Jiang, H. Mahmoodi, and H. Shahnasser, “Enhancing Research Experience among Underrepresented Community College Engineering Students through a Collaborative Research Internship Program at San Francisco State University,” *Hawaii International Conference on Education*, Jan. 2014
79. A. G. Enriquez, W. S. Pong, N. Ozer, H. Mahmoodi, H. Jiang, C. Cheng, and A. S. Cheng, “Preparing Underrepresented Students for Success in Engineering: Results and Lessons Learned from Four Years of the Summer Engineering Institute,” *American Society for Engineering Education Annual Conference*, June 2013
80. A. Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, H. Jiang, C. Chen, “Promoting Academic Excellence among Underrepresented Community College Engineering Students through a Summer Research Internship Program,” *American Society for Engineering Education Annual Conference*, June 2013
81. C. Chen, J. DeAndreis, P. Moala, A. Robles, J. Valdovinos, Q. Zeng, A. G. Enriquez, W. Pong, H. Shanasser, H. Jiang, and H. Mahmoodi, “Integrating Earthquake Engineering into Community College Student Educational Experience through a Summer Internship,” *PSW American Society for Engineering Education Conference*, Apr. 2013
82. V. Gourisetty, H. Mahmoodi, V. Melikyan, E. Babayan, R. Goldman, K. Holcomb, T. Wood, “Low Power Design Flow based on Unified Power Format and Synopsys Tool Chain,” *Interdisciplinary Engineering Design Education Conference*, pp. 28-31, Mar. 2013
83. H. Mahmoodi, J. Garcia, J. Lohse, J. Paulino, H. Prado, A. Balani, S. Lakshmipuram, C. Chen, A. G. Enriquez, H. Jiang, W. Pong, and H. Shanasser, “Engaging Undergraduate Students in Nano-Scale Circuit Research using Summer Internship,” *Interdisciplinary Engineering Design Education Conference*, pp. 139-143, Mar. 2013
84. J. Paulino, J. Garcia, J. Lohse, H. Prado, A. Balani, S. Lakshmipuram, C. Chen, A. G. Enriquez, H. Jiang, H. Mahmoodi, W. Pong, and H. Shanasser, “Engaging Community College Students in Research using Summer Internship on Analysis of Performance Degradation of Integrated Circuits Due to Transistor Aging Effects in Nano-Scale,” *PSW American Society for Engineering Education Conference*, Apr.

2013

85. H. Jiang, J. Carrillo, A. Salguero, E. Talle, E. Raygoza, X. Leon, B. Lariviere, A. G. Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, and C. Chen, "Engaging Underrepresented Community College Students in Engineering Research," *PSW American Society for Engineering Education Conference*, Apr. 2013
86. H. Mahmoodi, "Reliability Enhancement of Power Gating Transistor under Time Dependent Dielectric Breakdown," *IEEE/IFIP International Conference on Very Large Scale Integration*, pp. 189-194, Oct. 2012
87. A. Guar and H. Mahmoodi, "Impact of Technology Scaling on Performance of Domino Logic in Nano-Scale CMOS," *IEEE/IFIP International Conference on Very Large Scale Integration*, pp. 295-298, Oct. 2012
88. A. Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, H. Jiang, C. Chen, "Engaging Underrepresented Community College Students in Engineering: a Model of Collaboration between Two-Year and Four-Year Institutions," *American Society for Engineering Education Annual Conference*, June 2012
89. A. Enriquez, W. Pong, H. Shahnasser, H. Mahmoodi, H. Jiang, C. Chen, "Engaging Underrepresented Community College Engineering Students through the Integration of Research in Curricular Improvements," *PSW American Society for Engineering Education Conference*, Apr. 2012
90. H. Jiang, D. Carillo, A. Preciado, E. Chan, E. Raygoza, D. Lan, A. G. Enriquez, C. Chen, H. Mahmoodi, W. Pong, H. Shahnasser, "Engaging Underrepresented Community College Students in Interdisciplinary Learning and Research," *PSW American Society for Engineering Education Conference*, Apr. 2012
91. C. Chen, A. Chan, J. Paulino, M. Quiroz, J. Valdovinos, Q. Zeng, A. G. Enriquez, H. Jiang, H. Mahmoodi, W. Pong, H. Shahnasser, "Professional Development for Community College Students through Design and Seismic Evaluation of Three-Story Moment Resisting Frame," *PSW American Society for Engineering Education Conference*, Apr. 2012
92. H. Mahmoodi, A. Montoya, J. Franco, C. Rodriguez, J. Carrillo, A. Goel, C. Chen, A. G. Enriquez, H. Jiang, W. Pong, H. Shanasser, "Hands-on Teaching of Embedded Systems Design Using FPGA-Based tPad Development Kit," *Interdisciplinary Engineering Design Education Conference*, pp. 1-6, Mar. 2012
93. R. Menchaca and H. Mahmoodi, "Impact of Transistor Aging Effects on Sense Amplifier Reliability in Nano-Scale CMOS," *IEEE International Symposium on Quality Electronic Design*, pp. 342-346, Mar. 2012
94. V. Ganti and H. Mahmoodi, "Comparative Analysis of Copper and CNT Interconnects for H-Tree Clock Distribution," *IEEE International Conference on Computer Design*, pp. 447-448, Oct. 2011
95. V. G. Rao and H. Mahmoodi, "Analysis of Reliability of Flip-Flops under Transistor Aging Effects in Nano-scale CMOS Technology," *IEEE International Conference on Computer Design*, pp. 439-440, Oct. 2011
96. F. Moradi, G. Panagopoulos, G. Karakonstantis, D. Wisland, H. Mahmoodi, J.K. Madsen, and K. Roy "Multi-level wordline driver for low power SRAMs in nano-scale CMOS technology," *IEEE International Conference on Computer Design*, pp. 439-440, pp. 326-331, Oct. 2011
97. F. Moradi, T. V. Cao, D. T. Wisland, S. Aunet, and H. Mahmoodi, "Optimal Body Biasing for Maximizing Circuit Performance in 65nm CMOS Technology," *IEEE International Midwest Symposium on Circuits and Systems*, pp. 1-4, Aug. 2011
98. W. Pong, A. G. Enriquez, H. Shahnasser, C. C. Cheng, N. M. Ozer, A. S. Cheng, H. Jiang, and H. Mahmoodi, "Enhancing the Interest, Participation, and Retention of

- Underrepresented Students in Engineering through a Summer Engineering Institute,” *American Society for Engineering Education Annual Conference*, June 2011
99. S. K. Krishnappa and H. Mahmoodi, “Comparative BTI Reliability Analysis of SRAM Cell Designs in Nano-Scale CMOS Technology,” *IEEE International Symposium on Quality Electronic Design*, pp. 1-6, Mar. 2011
  100. F. Moradi, C. Augustine, A. Goel, G. Karakonstantis, T. V. Cao, D. Wisland, H. Mahmoodi, and K. Roy, “Data- Dependant Sense-Amplifier Flip-Flop for Low Power Applications,” *IEEE Custom Integrated Circuits Conference*, pp. 1-4, Sep. 2010
  101. A. Pushkarna, S. Raghavan, and H. Mahmoodi, “Comparison of Performance Parameters of SRAM Designs in 16nm CMOS and CNTFET Technologies,” *IEEE International System-on-Chip Conference*, pp. 339-342, Sep. 2010
  102. A. Shah and H. Mahmoodi, “Thermal Estimation for Accurate Estimation of Impact of BTI Aging Effects on Nano-Scale SRAM Circuits,” *IEEE International System-on-Chip Conference*, pp. 230-235, Sep. 2010
  103. L. Liu and H. Mahmoodi, “Evaluation of Power Gating under Transistor Aging Effect Issues in 22nm CMOS Technology,” *International Conference on Mixed Design of Integrated Circuits and Systems*, pp. 477-481, June 2010
  104. H. Singh and H. Mahmoodi, “Analysis of SRAM Reliability under Combined Effect of NBTI, Process and Temperature Variations in Nano-Scale CMOS,” *International Conference on Future Information Technology (FutureTech)*, pp. 1-4, May 2010
  105. A. Pushkarna and H. Mahmoodi, “Reliability Analysis of Power Gated SRAM under Combined Effects of NBTI and PBTI in Nano-Scale CMOS,” *Great Lake Symposium on VLSI*, pp. 373-376, May 2010
  106. S. K. Krishnappa, H. Singh, and H. Mahmoodi, “Incorporating Effects of Process, Voltage, and Temperature Variation in BTI Model for Circuit Design,” *IEEE Latin American Symposium on Circuits and Systems*, pp. 236-239, Feb. 2010
  107. F. Moradi, D. Wisland, H. Mahmoodi, Y. Berg, and T. V. Cao, “New SRAM Design Using Body Bias Technique for Ultra Low Power Applications,” *IEEE International Symposium on Quality Electronic Design*, pp. 468-471, Mar. 2010
  108. F. Moradi, D. T. Wisland, H. Mahmoodi, T. V. Cao, “Improved Write Margin 6T-SRAM for Low Supply Voltage Applications,” *IEEE International System-On-Chip Conference*, pp. 223-226, Sep. 2009
  109. E. Lyons, V. Ganti, R. Goldman, V. Melikyan, and H. Mahmoodi, “Full-Custom Design Project for Digital VLSI and IC Design Courses using Synopsys Generic 90nm CMOS Library,” *International Conference on Microelectronic Systems Education*, pp. 45-48, July 2009
  110. F. Moradi, D. Wisland, H. Mahmoodi, T. V. Cao, and M. Zarre Dooghabadi, “Adaptive Supply Voltage Circuit using Body Biasing Technique,” *International Conference on Mixed Design of Integrated Circuits and Systems*, pp. 215-219, June 2009
  111. F. Moradi, D. T. Wisland, H. Mahmoodi, S. Aunet, T. V. Cao, and A. Peiravi “Ultra Low Power Full Adder Topologies,” *IEEE International Symposium on Circuits and Systems*, pp. 3158-3161, May 2009
  112. H. Mahmoodi and A. Jalali, “Virtual Age: Enabling Technologies and Trends,” *International Conference on Information Technology: New Generations*, pp. 999-1004, April 2009
  113. F. Moradi, D. T. Wisland, H. Mahmoodi, A. Peiravi, S. Aunet, and T. V. Cao, “New Subthreshold Design Concepts in 65nm CMOS Technology,” *IEEE*

- International Symposium on Quality Electronic Design*, pp. 162-166, Mar. 2009
114. A. Jalali and H. Mahmoodi, "Virtual Age: Next Wave of Change in Society," *International Conference on e-Commerce, e-Administration, e-Society, and e-Education*, pp. 1593-1605, Jan. 2009
  115. F. Moradi, D. T. Wisland, T. V. Cao, A. Peiravi, and H. Mahmoodi "1-Bit Sub Threshold Full Adder in 65nm CMOS Technology" *International Conference on Microelectronics*, Dec. 2008
  116. F. Moradi, D. T. Wisland, S. Aunet, H. Mahmoodi, T. V. Cao, "65nm Sub-Threshold 1T-SRAM for Ultra Low Voltage Applications," *IEEE International Systems-On-Chip Conference*, pp. 113-118, Sep. 2008
  117. F. Moradi, D. T. Wisland, H. Mahmoodi, T. V. Cao, "High Speed and Leakage-Tolerant Domino Circuits for High Fan-in Applications in 70nm CMOS Technology," *International Caribbean Conference on Device, Circuits, and Systems*, pp.1-5, April 2008
  118. F. Moradi, H. Mahmoodi, and H. Alimohammadi, "A Leakage-tolerant CMOS Comparator in Ultra Deep Submicron CMOS Technology," *XXII Conference on Design of Circuits and Integrated Systems*, pp. 415-418, Nov. 2007
  119. S. Paul, S. Bhunia, and H. Mahmoodi, "Low-Overhead Design Technique for Calibration of Maximum Frequency at Multiple Operating Points," *IEEE International Conference on Computer Aided Design*, pp. 401-404, Nov. 2007
  120. K. Kim, H. Mahmoodi, and K. Roy, "A Low-Power SRAM Using Bit-Line Charge-Recycling Technique," *International Symposium on Low Power Electronic Design*, pp. 177 – 182, Aug. 2007
  121. V. Tirumalashetty and H. Mahmoodi, "Clock Gating and Negative Edge Triggering for Energy Recovery Clock," *IEEE International Symposium on Circuits and Systems*, pp. 1141-1144, May 2007
  122. Rajani Kuchipudi and Hamid Mahmoodi, "Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS," *IEEE International Symposium on Quality Electronic Design*, pp. 27-32, Mar. 2007
  123. J. Yeung and H. Mahmoodi, "Robust Sense Amplifier Design under Random Dopant Fluctuations in Nano-Scale CMOS Technologies," *IEEE International Systems-On-Chip Conference*, pp. 261-264, Sep. 2006
  124. F. Moradi, A. Peiravi, and H. Mahmoodi "A Novel Leakage-Tolerant Domino Logic Circuit with Feedback from Footer Transistor in Ultra Deep Submicron CMOS," *IEEE International Conference on Mixed Design of Integrated Circuits and Systems*, pp. 210-213, June 2006
  125. S. Mukhopadhyay, K. Kim, H. Mahmoodi, A. Datta, D. Park, and K. Roy, "Self-Repairing SRAM for Reducing parametric Failures in Nanoscaled Memory," *Symposium on VLSI Circuits*, pp. 132-133, June. 2006
  126. N. Banerjee, K. Roy, H. Mahmoodi, and S. Bhunia, "Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating" *Design, Automation, and Test in Europe*, vol. 1, pp. 1 – 6, Mar. 2006
  127. K. Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal, and T. Cakici, "Double-Gate SOI Devices for Low-Power and High-Performance Applications," *International Conference on VLSI Design*, pp. 8, Jan. 2006
  128. A. Goel, S. Bhunia, H. Mahmoodi, and K. Roy, "Low-Overhead Design of Soft-Error-Tolerant Scan Flip-Flops with Enhanced-Scan Capability," *Asia and South Pacific Design Automation Conference*, pp. 6, Jan. 2006
  129. K. Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal, and T. Cakici, "Double-Gate SOI Devices for Low-Power and High-Performance

- Applications,” *IEEE/ACM International Conference on Computer Aided Design*, pp. 217-224, Nov. 2005
130. S. Mukhopadhyay, A. Raychowdhury, H. Mahmoodi, and K. Roy, “Leakage Current Based Stabilization Scheme for Robust Sense-Amplifier Design for Yield Enhancement in Nano-scale SRAM,” *IEEE Asian Test Symposium*, pp. 176-181, Dec. 2005
  131. T. Cakici, H. Mahmoodi, S. Mukhopadhyay, and K. Roy, “Independent Gate Skewed Logic in Double-Gate SOI Technology,” *IEEE International SOI Conference*, pp. 83-84, Oct. 2005
  132. N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy, "Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis," *IEEE International Conference on Computer Design*, pp. 206-211, Oct. 2005
  133. S. Mukhopadhyay, K. Kang, H. Mahmoodi, and K. Roy, “Reliable and Self-Repairing SRAM in Nano-scale Technologies using Leakage and Delay Monitoring,” *International Test Conference*, pp. 1126-1135, Nov. 2005
  134. M. Meterelliyoz, H. Mahmoodi, and K. Roy, “A Leakage Control System for Thermal Stability during Burn-In Test,” *International Test Conference*, pp. 10, Nov. 2005
  135. Q. Chen, S. Mukhopadhyay, H. Mahmoodi, and K. Roy, “Process Variation Tolerant Online Current Monitor for Fault Immune Systems,” *IEEE International On-Line Testing Symposium*, pp. 171-176, July 2005
  136. S. Bhunia, N. Banerjee, Q. Chen, H. Mahmoodi, and K. Roy, “A Novel Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating,” *Design Automation Conference*, pp. 479-484, June 2005
  137. M. Cooke, H. Mahmoodi, Q. Chen, and K. Roy, “Energy Recovery Clocked Dynamic Logic,” *Great Lake Symposium on VLSI*, pp. 468 – 471, Apr. 2005
  138. F. Moradi, H. Mahmoodi, and A. Peiravi “A High Speed and Leakage-Tolerant Domino Logic for High Fan-in Gates,” *Great Lake Symposium on VLSI*, pp. 478-481, Apr. 2005
  139. A. Ghadiri and H. Mahmoodi, “Pre-capturing Static Pulsed Flip-Flops,” *IEEE International Symposium on Circuits and Systems*, pp. 2421-2424, May 2005
  140. Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, “Modeling and Testing of SRAM for New Failure Mechanisms due to Process Variations in Nanoscale CMOS,” *IEEE VLSI Test Symposium*, pp. 292-297, May 2005
  141. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, “A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application,” *Design, Automation, and Test in Europe*, pp. 1136-1141, Mar. 2005
  142. S. Bhunia, H. Mahmoodi, and K. Roy, “Power Reduction in Test-Per-Scan BIST with Supply Gating and Efficient Scan Partitioning,” *IEEE International Symposium on Quality Electronic Design*, pp. 453-458, Mar. 2005
  143. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Design of High Performance Sense Amplifier Using Independent Gate Control in Sub-50nm Double-Gate MOSFET," *IEEE International Symposium on Quality Electronic Design*, pp. 490-495, Mar. 2005
  144. A. Ghadiri and H. Mahmoodi, “Dual-Edge Triggered Static Pulsed Flip-Flops,” *International Conference on VLSI Design*, pp. 846-849, Jan. 2005
  145. F. Moradi, A. Peiravi, and H. Mahmoodi, “A New Leakage-Tolerant Design for High Fan-in Domino Gates,” *International Conference on Microelectronics*, pp. 493-496, Dec. 2004
  146. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Statistical Design and

- Optimization of SRAM Cell for Yield Enhancement," *IEEE/ACM International Conference on Computer Aided Design*, pp. 10-13, Nov. 2004
147. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of Delay Variations Due to Random-Dopant Fluctuations in Nanoscaled CMOS Circuits," *IEEE Custom Integrated Circuits Conference*, pp. 17-20, Oct. 2004
148. H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "High Performance and Low Power Domino Logic Using Independent Gate Control in Double-Gate SOI MOSFETs," *IEEE International SOI Conference*, pp. 67-68, Oct. 2004
149. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "A Novel Low-Power Scan Design Technique Using Supply Gating," *IEEE International Conference on Computer Design*, pp. 60-65, Oct. 2004 (**Best paper award**)
150. S. Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "First Level Hold: A Novel Low-Overhead Delay Fault Testing Technique," *IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, pp. 314-315, Oct. 2004
151. S. Mukhopadhyay, H. Mahmoodi, and K. Roy, "Modeling and Estimation of Failure Probability due to Parameter Variations in Nanoscale SRAMs for Yield Enhancement," *Symposium on VLSI Circuits*, pp. 64-67, June 2004
152. H. Mahmoodi and K. Roy, "Data-Retention Flip-Flops for Power-Down Applications," *IEEE International Symposium on Circuits and Systems*, vol. 2, pp. 677-680, May 2004
153. H. Mahmoodi and K. Roy, "Dual-Edge Triggered Level Converting Flip-Flops," *IEEE International Symposium on Circuits and Systems*, vol. 2, pp. 661-664, May 2004
154. Y. Wang, H. Mahmoodi, L. Chiou, H. Choo, J. Park, W. Jeong, and K. Roy "Hardware Architecture and VLSI Implementation of a Low-Power High-Performance Polyphase Channelizer with Applications to Subband Adaptive Filtering," *IEEE International Conference on Acoustics, Speech, and Signal Processing*, vol. 5, pp. 97-100, May 2004
155. A. Ghadiri and H. Mahmoodi, "Comparative Energy and Delay of Energy Recovery and Square Wave Clock flip-Flops for High-Performance and Low-Power Applications," *International Conference on Microelectronics*, pp. 89-92, Dec. 2003
156. H. Mahmoodi and K. Roy, "A Leakage-Tolerant High Fan-in Dynamic Circuit Design Style," *IEEE International Systems-On-Chip Conference*, pp. 117-120, Sep. 2003
157. M. Cooke, H. Mahmoodi, and K. Roy, "Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications," *International Symposium on Low Power Electronic Design*, pp. 54-59, Aug. 2003
158. K. Roy, H. Mahmoodi, S. Mukhopadhyay, "Leakage control for Deep Submicron Circuits," *SPIE's First International Symposium on Microtechnologies for the New Millennium*, vol. 5117, pp. 135-146, May 2003
159. S. Mukhopadhyay, H. Mahmoodi, C. Neau, K. Roy, "Leakage in Nanometer Scale CMOS Circuits," *International Symposium on VLSI Technology, Systems, and Applications*, pp. 307-312, Apr. 2003
160. H. Mahmoodi and K. Roy, "Self-precharging flip-flop (SPFF): a new level converting flip-flop," *European Solid-State Circuits Conference*, pp. 407-410, Sep. 2002
161. J. Park, W. Jeong, H. Choo, H. Mahmoodi, Y. Wang, and K. Roy "High performance and low power FIR filter design based on sharing multiplication," *International Symposium on Low Power Electronic Design*, pp. 295-300, Aug. 2002
162. H. Mahmoodi and A. Afzali-Kusha, "Efficient Power Clock generation for

- Adiabatic Logic", *IEEE International Symposium on Circuits and Systems*, vol. 4, pp. 642-645, May 2001
163. H. Mahmoodi and A. Afzali-Kusha, "Low-Power Low-Noise Adder Design with Pass-transistor Adiabatic Logic", *International Conference on Microelectronics*, pp. 61–64, Nov. 2000
  164. H. Mahmoodi, A. Afzali-Kusha and M. Nourani, "Efficiency of Adiabatic Logic for Low-Power, Low-Noise VLSI", *IEEE Midwest Symposium on Circuits and Systems*, vol. 1, pp. 324-327, Aug. 2000

### Miscellaneous:

1. H. Mahmoodi "Low Power, Robust, and High Performance Circuit Design in Nano-Scale CMOS," PhD Dissertation, Purdue University, Aug. 2005
2. K. Roy, H. Mahmoodi, and S. Mukhopadhyay, "Leakage Current in Scaled CMOS: Mechanisms and Reduction Techniques," the *SRC Cavin's Corner*, <http://www.src.org>, Aug. 2003
3. H. Mahmoodi "Low-Power Design of Digital Systems Based on Adiabatic Switching Principles," M.S. Thesis, University of Tehran, Sep. 2000

### PATENTS

1. *Apparatus and Methods for Determining Memory Device Faults*, Q. Chen, H. Mahmoodi, S. Bhunia, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,548,473 on June 16, 2009 (**Received Inventor Recognition Award by SRC**)
2. *Self Repairing Technique in Nano-Scale SRAM to Reduce Parametric Failures*, S. Mukhopadhyay, H. Mahmoodi, K. Kim, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,508,697 on Mar. 24, 2009 (**Received Inventor Recognition Award by SRC**)
3. *Synthesis Approach for Active Leakage Power Reduction Using Dynamic Supply Gating*, S. Bhunia, N. Banerjee, H. Mahmoodi, Q. Chen, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,454,738 on Nov. 18, 2008
4. *Low Power Scan Design and Delay Fault Testing Technique Using First Level Supply Gating*, S. Bhunia, H. Mahmoodi, S. Mukhopadhyay, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,319,343 on Jan. 15, 2008
5. *Sense Amplifier Circuit*, S. Mukhopadhyay, H. Mahmoodi, and K. Roy, Patent issued by the US Patent and Trademark Office under Patent No. 7,304,903 on Dec. 4, 2007

### GRANTS AND CONTRACTS

1. Major Research Instrumentation (MRI) grant (\$749,304), Project: Acquisition of Automatic Test Equipment to Enhance Research and Research Training in Engineering and Computer Science at San Francisco State University, Role: PI, funded by National Science Foundation (NSF), Aug. 2020
2. DoD Instrumentation Grant (\$600,000), Project: Acquisition of High Frequency Oscilloscope and Logic Stimulator & Analyzer to Enhance Research and Research Education in Engineering and Physics at SFSU. Role: PI, Funded by *Department of Defense*, Aug. 2019
3. Collaborative research grant (\$1,200,000 total, SFSU share: \$200,000), Project: Logical Vanishability through Hybrid STT LUT Technology to Prevent Reverse Engineering, Role: PI from SFSU, Funded by *Defense Advanced Research Project Agency (DARPA)*, July 2017- July 2019
4. Synopsys Charles Babbage University Grant Extension (2-year EDA Tools license

- (\$3,000) and unlimited Training Sessions (\$1,950 per student per session)), Project: SFSU-Synopsys Collaboration, Role: PI, Funded by *Synopsys Inc.*, Sep. 2016 - Sep. 2018
5. Major Research Instrumentation (MRI) grant (\$268,577), Project: Acquisition of a Microwave Vector Analyzer to Enhance Research and Student Research Training in Engineering and Physics at SFSU, Role: Co-PI, funded by *National Science Foundation (NSF)*, Sep. 2015 – Sep. 2018
  6. Collaborative research grant (\$300,000 total, SFSU share: \$60,308), Project: Hybrid Spin Transfer Torque-CMOS Technology, Role: PI from SFSU, Funded by *Defense Advanced Research Project Agency (DARPA)*, July 2015- July 2016
  7. CSUPERB grant (\$15,000), Project: Hardware-Software Co-Design Platform for Efficient Brain Modeling Research, Role: PI, Funded by *CSU Program for Education and Research in Biotechnology (CSUPERB)*, May 2015 – Oct 2016
  8. Workshop grant (\$25,000), Project: Organizing a Workshop on Civic Technology and Smart Cities, Role: Co-PI, Funded by *Microsoft*, Dec. 2014 – Dec. 2015
  9. Synopsys Charles Babbage University Grant Extension (2-year EDA Tools license (\$3,000) and unlimited Training Sessions (\$1,950 per student per session)), Project: SFSU-Synopsys Collaboration, Role: PI, Funded by *Synopsys Inc.*, Sep. 2014 - Sep. 2016
  10. Workforce Innovation Fund Grant (\$300,000), Project: Internship and Project Based Learning for SFSU Computer Science and Engineering Students, Role: Co-PI, Funded by *SF City Office of Economic and Workforce Development (OEWD)*, Jan. 2013- June 2015
  11. Synopsys Charles Babbage University Grant Extension (2-year EDA Tools license (\$3,000) and unlimited Training Sessions (\$1,950 per student per session)), Project: SFSU-Synopsys Collaboration, Role: PI, Funded by *Synopsys Inc.*, Sep. 2012 - Sep. 2014
  12. Altera FPGA Board Donation (10 DE2-115 tpad boards valued at \$4,990), Project: Enhancing Digital System Design Lab, Role: PI, Funded by *Altera Inc.*, April 2012 – April 2013
  13. Major Research Instrumentation (MRI) grant (\$246,454), Project: Acquisition of a State-of-the-Art Servohydraulic Structure Test System to Enhance Engineering Research and Research Education at San Francisco State University, Role: Co-PI, funded by *National Science Foundation (NSF)*, Sep. 2011 – Sep. 2014
  14. Major Research Instrumentation (MRI) grant (\$262,634.00), Project: Acquisition of a Temperature-controlled Probe Station and Semiconductor Parameter Analyzer to Enhance Research and Research Training in Engineering and Physics at SFSU, Role: PI, funded by *National Science Foundation (NSF)*, Sep. 2010
  15. Curriculum Improvement Partnership Award for the Integration of Research into the Undergraduate Curriculum (CIPAIR) (\$150,000), Project: Creating Opportunities for Minorities in Engineering, Technology, and Science, Role: Co-PI, funded by *National Aeronautics and Space Administration (NASA)*, Sep. 2010
  16. Charles Babbage University Grant (\$26,500), Project: Curriculum Development and Research Based on Synopsys EDA tools at SFSU, Role: PI, funded by *Synopsys Inc.*, Jan. 2010
  17. S-STEM: Scholarships in SCI, TECH, ENG, and MATH proposal (\$598,840), Project: Scholarship for Success in Engineering Excellence, Role: Co-PI, funded by *National Science Foundation (NSF)*, April 2009
  18. CIS User grant from Stanford Nanofabrication Facility (\$5,000), Project: Non-Volatile memory on Flexible Substrate, Role: PI, Oct. 2008

19. Synopsys CAD Tools Training Session donation, (\$5,400), Project: SFSU-Synopsys Collaboration, Role: PI, Jan-Apr. 2008
20. Synopsys CAD Tools license donation, (\$3,000), Project: SFSU-Synopsys Collaboration, Role: PI, Sep. 2008
21. IBM 65nm CMOS Process Design Kit and chip fabrication donation (\$50,000 estimated value), Project: Fault Tolerant Computing Architecture for Nano-Scale CMOS, Role: PI, April 2008
22. SFSU mini-grant (\$5,000), Project: Low Power Design of Digital Systems Using Energy Recovery Clocking and Clock Gating, Role: PI, Nov. 2005

## TEACHING & RESEARCH ADVISING EXPERIENCES

- Courses taught at San Francisco State University:

ENGR 212: Introduction to Unix/Linux for Engineers, ENGR 356: Basic Computer Architecture, ENGR 357: Basic Digital Lab, ENGR 378: Digital System Design, ENGR 453: Digital IC Design, ENGR 478: Design with Microprocessors, ENGR 696/697: Engineering Design project, ENGR 699: Independent Study, ENGR 844: Embedded Systems, ENGR 848: Digital VLSI Design, ENGR 850: Digital Design Verification, ENGR 852: Advanced Digital Design, ENGR 856: Nano-Scale Circuits and Systems, ENGR895: Applied Research Project, ENGR 897: Research, ENGR 898: Thesis, ENGR 899: Special Study

- As committee chair, supervised more than 100 M.S. students who have landed jobs at companies (Intel, Synopsys, Broadcom, Qualcomm, Cisco, SanDisk, HP, Symantec) or entered PhD programs (University of Minnesota, University of California Irvine, Drexel University, University of California Santa Cruz, University of Tokyo)

## PROFESSIONAL ACTIVITIES & MEMBERSHIPS

- Reviewing papers for the following journals and conferences:
  1. IEEE Transactions on Very Large Scale Integration Systems (TVLSI)
  2. IEEE Transactions on Computer Aided Design (TCAD)
  3. IEEE Transactions on Nanotechnology
  4. ACM Journal of Emerging Technologies in Computing Systems
  5. IEEE Transactions on Circuits and Systems I (TCAS)
  6. Journal of Electronic Testing: Theory and Applications
  7. Elsevier Integration VLSI Journal
  8. Elsevier Microelectronics Journal
  9. International Symposium on Quality Electronic Design (ISQED)
  10. International Symposium on Low Power Electronics and Design (ISLPED)
  11. IEEE International Symposium on Circuits and Systems (ISCAS)
  12. IEE Electronics Letters
  13. IEE Proceedings Circuits, Devices & Systems
- NSF Proposal Review:
  1. Reviewer for NSF Partnership for International Research and Education program, Jan. 2015
  2. Panelist to review proposals submitted for Major Research Instrumentation grants in the NSF Division of Electrical, communications and Cybersystems, April 2013
  3. Panelist to review proposals submitted for NSF Nanotechnology Undergraduate Education (NUE) in Engineering, June 2012
  4. Panelist to review proposals submitted for Major Research Instrumentation grants in the NSF Division of Electrical, communications and Cybersystems, March 2012

5. Panelist to review proposals submitted in the Division of Electrical, Communications and Cybersystems at NSF, May 2007
- Technical program committee member of *International Symposium on Quality Electronic Design*, 2006-2015
  - Technical program committee member and co-chair of *Workshop on Civic Technology and Smart Cities*, 2015
  - Technical program committee member of *International Symposium on Low Power Electronics and Design*, 2009 - 2013
  - Local arrangement chair for hosting technical program committee meeting of *International Symposium on Low Power Electronics and Design*, 2011 and 2013
  - Session Chair in *Interdisciplinary Engineering Design Education Conference*, Mar. 2013
  - Session Chair in *Design Automation Conference*, June 2012
  - Session Chair in *International Symposium on Quality Electronic Design*, Mar. 2012
  - Session Chair in *International Symposium on Quality Electronic Design*, Mar. 2011
  - Member of Curriculum Advisor Board of Synopsys University Program, 2010-present
  - Member of the *Institute of Electrical and Electronics Engineers (IEEE)*, 2000- present
  - Program Committee Member of *International Microelectronics Olympiad of Armenia*, 2010 - present
  - Technical program committee member of *IEEE Custom Integrated Circuit Conference*, 2005-2008
  - Executive committee member of IEEE San Francisco Section, 2007-2008